ABSTRACT OF THE DISCLOSURE

A processor executes a system call instruction. The processor includes at least
two registers in which target addresses may be stored, and selects the target address from
one of the registers responsive to the operating mode. Different target addresses may be
programmed into the registers, and thus the operating mode of the code sequence may be
indicated by which target address is selected.